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ABSTRACT: In this paper, a new configuration for symmetrical and asymmetrical multilevel 
inverters is proposed. In asymmetric mode, different algorithms are suggested in order to determine 
the magnitudes of DC voltage sources. The merit of this topology to the conventional symmetric and 
asymmetric inverters is verified by the provided comparisons. This topology uses a lower number of 
power electronic devices such as switches, IGBTs, diodes, related gate driver circuits and DC voltage 
sources. Owing the lower amount of requirements, it has lower total costs and needs less installation 
area. Also the control strategy has less complexity. The proposed converter can generate all the desired 
output voltage levels with positive and negative values. To confirm the practicability of the proposed 
inverter, simulation and experimental results are provided which are in good agreements.
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1- Introduction
Since the initial prototype of multilevel inverter was 
introduced in early 1980s by Nabae et al., there have been 
intense investigations devoted to the multilevel inverters. 
Multilevel inverter is considered as an essential device in 
power conversion process, enabling to generate the desired 
AC voltage waveform synthesizing several DC voltage 
sources. In this regard, they have successfully made their own 
way into the industry and academia as one of the preferred 
choices of DC/AC power conversion.  A multilevel inverter 
is composed of several power semiconductor switches, 
diodes and DC voltage sources. A multilevel inverter creates 
a stepwise voltage that is similar to sinusoidal waveform 
and it will be much similar as the number of voltage steps 
increases by an increase in the number of input DC voltage 
sources. The semi sinusoidal output waveform of multilevel 
inverters will provide superior characteristics in comparison 
with 3-level inverters. Some of these characteristics are 
lower total harmonic distortion, higher power quality, better 
electromagnetic interface, higher efficiency, lower switching 
losses, and lower dv/dt [1-4]. The output voltage waveform 
of multilevel inverters can be enhanced by using switching 
strategies such as PWM and SPWM. Using these kinds of 
methods will help the output waveform to become more 
similar to absolute sinusoidal [5, 6]. Power quality issues of 
the output waveforms such as harmonics spectra are discussed 
in several international standards like IEEE-929, IEEE-1547 
and EN-61000-3-2. Multilevel inverters family consists of 
three major sections, including; Diode Clamped (DCM), 
Flying Capacitor (FCM) and Cascaded H-Bridge (CHB) 
Multilevel inverters.  Diode Clamped ones have problems 
with the inequality of current stresses and voltage unbalancing 
[7]. Flying capacitor multilevel inverters are less popular in 
industrial applications, because of their higher switching 
frequency that is needed to maintain the capacitor voltages’ 
balance and also the requirement of the FC initial voltages 
[8]. Among various topologies of multilevel inverters, CHB 
has attracted special attention due to its unique characteristics 
such as modularity and simplicity of control procedure, 
nevertheless this topology has its own disadvantages such as 
the circuit complexity, higher number of isolated DC voltage 
sources and power switches. Multilevel inverters are divided 
into two subdivisions from the aspect of DC voltage source 
value. The first group that uses DC voltage sources with 
equal values (symmetric topology) and the second group 
with unequal DC voltage sources (asymmetric topology) 
that can reach higher number of voltage steps in comparison 
with symmetric topologies considering the same number 
of circuit devices, although providing DC voltage sources 
with different values could make the topologies difficult to 
be realized. Symmetric topologies have the advantage of 
simplicity in providing DC voltage sources that may lead 
to lower implementation costs, but on the other hand these 
topologies can generate lower number of voltage steps in 
comparison with the asymmetric ones. Due to the dependency 
of overall cost, circuit size, reliability and control complexity 
on the number of DC voltage sources, semiconductor switches 
and related gate driver circuits of switches, the number of 
required circuit devices are important in multilevel inverter 
structures. Nowadays advanced topologies are developed to 
reduce the high number of components in multilevel inverter. 
Various cascaded multilevel inverter with different topologies Corresponding author, E-mail: yahya.etu@gmail.com 
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have been introduced by now [9-16]. In [9], two different 
algorithms are proposed to define the magnitudes of DC 
voltage sources in CHB. Using asymmetrical DC sources can 
increase the number of output voltage levels. A novel MVSI, 
has been reported in [10]. This inverter uses bidirectional 
switches, Each bidirectional switch consists of two IGBTs 
and two diodes. If these IGBTs are connected as common 
emitter, then for each bidirectional switch, only one gate 
driver circuit is needed. The main novelty of this converter 
is about the reduced number of switches compared to CHB. 
This improvement causes a reduction on gate drive circuits. 
But this topology encountered with higher peak inverse value 
(PIV) compared to CHB. The topology presented in [11] 
uses unidirectional switches. For unidirectional switches the 
number of gate drivers is equal to the number of switches. 
Here, the number of switches and gate driver circuits are 
less than conventional CHB but the total PIV is more. The 
inverter of [12] reduces the requirements for circuit devices. 
It is known that reducing the number of switches from the 
conventional inverters imposes an undesired increase in total 
PIV value. With proper connection of power switches to DC 
voltage sources, this increase can be limited. Comparatively, 
the PIV of [12] is increased to that of [11]. But, it must be 
mentioned that, since the number of IGBTs, switches and 
gate driver circuits are reduced significantly, an increase 
in total PIV is acceptable and can be neglected while this 
increase cannot detract from its values of obtained benefits 
from reductions. A novel MVSI has been suggested in [13] 
that reduces the power components compared to CHB 
resulting higher PIV. But its PIV is less than those of [10, 12]. 
The topology presented in [14] is the reconfiguration of [10]. 
This inverter is well known because of its lower number of 
semiconductor switches. The PIV of this inverter is reduced, 
compared to that of [10] while this number is more than that 
of CHB. Recently novel MVSIs have been suggested. The 
required power devices for these inverters are lower compared 
to CHB, and these inverters have kept the PIV equal to CHB 
[15, 16]. The main significant improvement done in this paper 
is proposing a novel configuration for the symmetric and 
asymmetric multilevel voltage source inverter. This topology 
is originated from the idea of conventional CHB inverter. In 
comparison with conventional CHB and the presented CHB 
based inverters in [9-16], it uses a lower number of circuit 
devices. Simple control scheme, significant reduction of 
installation area and total costs due to lower number of circuit 
requirements are features of this topology. By comparing this 
topology with prior topologies, perfection of this topology is 
validated due to minimum number of power switches, IGBTs, 
power diodes, driver circuits and DC voltage sources. In the 
rest of this paper, after describing the structure and details of 
the proposed topology, a full comparison is made between 
the suggested inverter and other well-known symmetric and 
asymmetric inverters. Simulation and practical results are 
provided before presenting the conclusion section.
2- Proposed Configuration
The basic cell of the proposed MVSI in this paper is illustrated 
in Fig 1(a). Three DC voltage sources and five unidirectional 
switches are depicted as well. The values of DC voltage 
sources are equal due to the fact that this cell is symmetric. 
Each unidirectional switch is made up of an IGBT and an 
anti-parallel fast recovery diode. Each basic cell can produce 
three positive and a zero output level. In table 1, possible 
switching states of the basic suggested cell are presented. 
Table 1 represents ON state of the switch and zero represents 
for OFF state of the switch as well. Based on information 
provided by table 1, the equivalent circuits for i-th basic cell 
of the suggested MVSI are as shown in Fig 1(b)-(e), with 
flexibility of generating various voltage levels.
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Fig. 1. a) Circuit diagram of the basic cell of proposed MVSI 
and Equivalent circuits of it for;
b) 3Vi ,    c) 2Vi,    d) Vi, and    e) zero level
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In Fig. 2 general view of the proposed MVSI is depicted. As 
shown series connection of k-basic cells associated with 2 
independent DC voltage sources and related switches formed 
the proposed inverter. dcV  and sV indicate the mentioned 
independent DC voltage sources. the Number of DC source 
determines the value of sV , and also the number of DC 
sources is determined by number of output voltage levels, 
therefore possible values for sV  are 0, dcV  and 2 dcV according 
to number of DC sources. All possible voltage steps with 
both positive and negative values can be produced by proper 
using of , , , ,
L LU U
H H M M H and H′ ′ ′  switches. In the structure 
of this topology there are n-isolated DC voltage sources 
and these DC voltage sources can be prepared by rectifiers 
connected to isolated transformers fed from AC voltage, 
renewable sources like fuel cells, photovoltaic panels or with 
energy storage devices, like batteries [17]. For instance, if 
the PV panels are employed as DC voltage sources, they are 
already equipped with DC/DC converters for voltage level 
adjustments. Nevertheless, the undesired changes in the 
DC voltage sources can be compensated by complementary 
modulation strategies [21, 22]. The implementation of these 
methods needs the manipulation of the inverters hardware by 
additional devices and circuits, and makes the control scheme 
more intricate. Due to the fact that the main purpose of this 
paper is proposing a novel structure for multilevel inverters, 
so countervailing differences of DC voltages which can be 
done by modulation methods, is not taken into consideration. 
Maximum output voltage is achieved by combining individual 
DC voltage sources, and in order to calculate the peak amount 
of output voltage the following equation is taken:
(1),max
1
n
o i
i
V V
=
=∑
In this equation, n is the number of DC sources, and the 
number of voltage levels (m) can be calculated by the 
following equation:
(2),max2 1o
dc
V
m
V
= +
As mentioned before, the output voltage sets the value of sV
, and to clarify the proposed inverter, it is needed to specify 
a parameter that is an integer number ( 1,2,3,...L = ) and will 
help develop a relation between m  and n  as defined in the 
equations below, where again, m  is the number of output 
levels and n  is the number of DC voltage sources.
(3)
1; 6 3
2
1 ; 6 5
2
1 1; 6 7
2
m if m L
mn if m L
m if m L
− = +

−= = +

− − = +
In order to reach a certain number of output voltage levels, 
the number of cells must be increased on the basis of a proper 
formula that is between n and k the below equation defines 
the relation between n and k.
(4)
1; 6 3
3
2 ;
3
n if m L
k
n otherwise
− = +=  −

The relationship between sV  and m  is mathematically 
formulated in the following equation:
(5)
0 6 3
6 5
2 6 7
S dc
dc
if m L
V V if m L
V if m L
= +
= = +
 = +
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Fig. 2. Proposed MVSI
To have m -levels in output voltage, the required number 
of DC voltage sources and sV  can be obtained by the given 
formulas such that to produce 9-levels in output voltage, the 
number of DC voltage sources is four and then sV is set to be 
zero. Also, for 11,13m = , the number of DC voltage sources 
is calculated to be five, and subsequently sV  is obtained to be
,2s dc dcV V V= , respectively. In the suggested inverter, switchN
indicates the number of switches, and it can be calculated as 
followed:
(6)
5 13 ; 6 3
3
5 8 ;
3
Switch
n if m L
N
n otherwise
+ = +=  +

Moreover, the equation between the number of output levels 
(m) and the number of switches ( switchN ) is as follows:
(7)
5 21; 6 3
6
5 11; 6 5
6
5 1; 6 7
6
Switch
m if m L
mN if m L
m if m L
+ = +

+= = +

+
= +
Each switch needs a driver circuit to create its switching 
pulses, so:
(8)Driver switchN N=
And for calculating the total PIV , these equations can be 
used:
Table 1: Various switching states of i-th suggested basic cell
State Si1 Si2 Si3 Si4 Si5 Vo
1 0 1 1 0 1 3Vi
2 0 1 0 1 1 2Vi
3 1 0 1 0 1 Vi
4 1 0 1 1 0 0
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(9)
1
Switch
j
N
Switch
j
PIV PIV
=
= ∑
So, the following formulations are used to calculate the total
PIV :
(10). .
19 7 ; 6 3
3 3
19 14 ; 6 5
3 3
19 2 ; 6 7
3 3
p u
n if m L
nPIV if m L
n if m L
 − = +

= − = +


− = +
In symmetric mode, the relationships between PIV  and m
are formulated as follows:
(11)
. .
19 33 ; 6 3
6
19 47 ; 6 5
6
19 61; 6 7
6
p u
m if m L
mPIV if m L
m if m L
− = +

−= = +

−
= +
3- Asymmetric Method
The number and the values of DC voltage sources in multilevel 
inverters will determine the maximum output voltage 
amplitude as well as the number of voltage steps. It is obvious 
that the proposed inverter can be used in both symmetric and 
asymmetric modes. One way to reach a considerable increase 
in the number of output levels is to determine the proper 
magnitude for DC sources, so several algorithms are proposed 
to calculate the magnitude of DC sources. These proposed 
algorithms and all their parameters are calculated and shown in 
Table 2. Regarding the asymmetric mode, DC voltage source 
values are equal in each cell; however, the magnitudes of DC 
voltage sources for different cells differ from each other. In 
the proposed algorithms, a noticeable increase in the number 
of output voltage steps occurs, without any manipulation 
on inverters structure. The proposed inverter is called an 
asymmetric inverter since the magnitudes of DC sources are 
different from each other in all of the proposed algorithms. 
Equations indicate that, in addition to the number of output 
voltage steps, the maximum output voltage of the proposed 
asymmetric topology is more than symmetric structure that 
uses the same number of DC sources and switches. In some 
algorithms defined for asymmetric mode, the proposed 
inverter can increase the number of output voltage levels by 
adding two power switches for controlling Vs, Fig. 3 defines 
the arrangement of these switches surrounding Vs. This reform is essential where the value of Vs is found to be none 
zero (see algorithms 5 and 6). Otherwise, there is no need to 
use these switches. Nevertheless, the number of DC sources 
is pointed by n.
VS
SS
SS
VS
Fig. 3. Required reform to increase the number of 
outputvoltage steps
A full comparison is provided to analyze the advantages and 
disadvantages of the proposed algorithms of asymmetric 
inverter, in this regard, the proposed algorithms are referred 
to as P1 to P6, respectively. The comparisons are made based on the number of output voltage levels. As it is shown in Fig. 
4 (a) that compares the number of IGBTs used in different 
algorithms, the 6th proposed algorithm uses the least number 
of IGBTs.
As mentioned before, unidirectional switches have the same 
number of IGBTs with number of switches, power diodes and 
driver circuits. So, the number of switches, power diodes and 
driver circuits in the 6th proposed algorithm is less than the 
other mentioned methods.
Fig. 4 (b) compares the number of DC voltage sources versus 
the number of levels for the proposed algorithms. It is obvious 
that the 6th proposed algorithm uses less DC voltage source to 
generate particular levels.
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of levels for proposed algorithms
The above comparisons show that, the sixth proposed 
algorithm has better performance than the mentioned 
solutions.
4- comparison of The Proposed Inverter with other 
Multilevel Inverters
From several technical points of view mentioned in the above 
comparisons, it’s obvious that multilevel inverters with 
unequal DC sources (asymmetric inverters) in comparison to 
the usual symmetric inverters are more efficient.  Since the 
overall costs, circuit size, reliability and control complexity of 
multilevel voltage source converters are in direct relation with 
the number of circuit devices used in multilevel converters, 
including DC voltage sources, power semi-conductor 
switches and related gate driver circuits of switches, every 
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development done to lower these devices will improve the 
total acceptability of the multilevel converters. Suppose the 
case that the output voltage has seventy-seven levels, and the 
converter uses equal DC sources (symmetric mode). 
The number of used DC voltage sources is thirty-eight and 
‘sixty six’ is the number of switches and gate driver circuits. 
This time suppose that the mentioned output is generated by 
the asymmetric converter (using 6th proposed algorithm), in 
this case, the numbers are eight and eighteen, respectively. 
Making this comparison for all ranges of output levels will 
lead to the fact that asymmetric multilevel converters need 
lower number of devices to generate a specific output level 
in comparison with symmetric converters. In this regard, 
the proposed asymmetric configuration with its 6th proposed 
algorithm is applied in comparisons.  It is pointed out that 
all other inverters participated in the comparison study 
and their different algorithms are shown by 1 10R R− in 
these comparisons. The conventional symmetric cascaded 
H-bridge inverter is pointed by 1R . Moreover, two other 
algorithms for this inverter have been presented in [9]. These 
algorithms are indicated by 2R  and 3R , respectively. In these 
algorithms the values of DC links are as 1 2, 2dc dcV V V V−∞= =
and 1 2, 3dc dcV V V V−∞= = , respectively. The other reported 
symmetric multilevel inverters are indicated by 4R - 10R . The 
inverter of [11] is presented by 4R , and 5R  is the reported of 
[14]. The proposed configurations in [15, 16] are indicated by
6R , 7R respectively. 8R is the inverter of [10]. 9R Represents 
the inverter of [13], finally 10R  structure was pointed out in 
[12]. Fig 5 (a) illustrates the number of IGBTs versus number 
of voltage levels for various MVSI topologies. Since the 
switches used in this topology are unidirectional switches, 
then the number of gate drivers is equal to SwitchN ; However, 
the topology of 8R  uses several bidirectional switches in its 
structure. There are two IGBTs in a bidirectional switch, but 
since these IGBTs are connected in common emitter mode, 
they have a common gate driver circuit together as well. Fig. 
5 (b) shows the number of gate driver circuits versus output 
voltage levels. By investigating Fig. 5 (a) and 5 (b), it’s clear 
that the proposed topology reduces the number of required 
power electronic devices, in all possible range of output 
voltage levels. Therefore, less components result in some 
reduction in the required installation area and costs. Also, 
the control scheme gets simpler. The number of required 
DC voltage sources is another parameter that plays a key 
role on overall inverter costs. Fig 5 (c) shows the number 
of DC voltage sources versus output levels in all mentioned 
inverters, from the comparison studies, it can be said that to 
realize the same level in the output, the number of required 
DC voltage sources in the proposed inverter is lower. 
Another essential parameter which plays a consequential 
role on overall inverter expense is voltage ratings of power 
switches. The voltage rating of the selected power switches is 
completely dependent on the structure of applied fundamental 
unit of multilevel inverters. It is known that reducing the 
number of switches from the conventional inverters imposes 
an undesired increase in the total PIV value. With proper 
connection of power switches to DC voltage sources, this 
increase can be limited. Fig. 5 (d) displays the PIV value of 
Table 2. The proposed algorithms for asymmetrical converter and their related parameters
Proposed 
algorithms S
V Magnitude of DC voltage 
sources k SwitchN m
puPIV
1st proposed 
algorithm 0
1,1 2,1 3,1
1
1, j 2, j 3, j 2
2,3,...,
dc
j
dc
V V V V
V V V V
j k
−
= = =
= = =
=
1
3
n − 5 13
3
n + 13 2 3K +× − 19 2 15k× −
2nd proposed 
algorithm 0
1,1 2,1 3,1
1
1, j 2, j 3, j 3
2,3,...,
dc
j
dc
V V V V
V V V V
j k
−
= = =
= = =
=
1
3
n − 5 13
3
n + 13K+
1 [19 3 11]
2
k× −
3rd  proposed 
algorithm 0
1,1 2,1 3,1
1
1, j 2, j 3, j 4
2,3,...,
dc
j
dc
V V V V
V V V V
j k
−
= = =
= = =
=
1
3
n − 5 13
3
n +
2 4 1k× +
1[19 4 7 ]
3
k× −
4th  proposed 
algorithm 0
1,1 2,1 3,1
1
1, j 2, j 3, j
2
2 4
2,3,...,
dc
j
dc
V V V V
V V V V
j k
−
= = =
= = = ×
=
2
3
n − 5 8
3
n + 23 2 7K+× − 119 2 30k+× −
5th  proposed 
algorithm 1
1,1 2,1 3,1
1, j 2, j 3, j
3
3
2,3,...,
dc
j
dc
V V V V
V V V V
j k
= = =
= = =
=
2
3
n − 5 14
3
n + 23 4K+ −
1 [57 3 37 ]
2
k× −
6th  proposed 
algorithm 2
1,1 2,1 3,1
1, j 2, j 3, j
4
4
2,3,...,
dc
j
dc
V V V V
V V V V
j k
= = =
= = =
=
2
3
n − 5 14
3
n + 12 4 1k+× − 1
1 [19 4 28]
3
k+× −
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the mentioned inverters.
Because of the big reduction in circuit equipment in the 
proposed inverter, a bit increase in its total PIV compared 
to some conventional inverters is acceptable and can be 
neglected, while a reduction in number of switches, gate 
driver circuits and DC power supplies are achieved.
5- Simulation and Experimental Results
To determine the practicability of the proposed multilevel 
inverter, simulation of circuit is inevitably needed. 
MATLAB/Simulink software is used to simulate the circuit, 
and to evaluate the performance of the suggested MVSI, 
experimental results are obtained. Adjustable DC sources 
in laboratory have been utilized in order to provide the DC 
voltage links. Table 3 represents the main parameters of 
proposed circuit.
Since the multilevel inverters are introduced, several 
switching control strategies have been developed to improve 
the quality of output power. For instance, fundamental 
frequency-switching, sinusoidal PWM, selective harmonic 
elimination (SHE-PWM), space vector PWM (SV-PWM), 
and others are some of the modulation techniques that are 
used. The benefit of the fundamental frequency-switching 
scheme is its low switching frequency [23]. For power 
converters, the total harmonic distortion (THD ) is a popular 
performance index, which evaluates the quantity of harmonic 
contents in the output waveform. The THD  is defined as 
follows: The ratio of the sum of the RMS value of the power 
of all harmonic components to the RMS value of the power 
of the fundamental frequency component is defined as THD . 
So the following equation gives the THD  value.
(12)
1 1
2 2
2 1
on
rmson
o o
V V
THD
V V
∞
=
 
= = − 
  
∑
In this equation, n -represents the order of the corresponding 
harmonic, while the sub-index 1 corresponds to the 
fundamental frequency. Hence, 
no
V and 
1o
V are the rms of the 
n  order harmonic and fundamental of the output voltage, 
respectively. Also, 
rmso
V represents the rms magnitudes of the 
output voltage. In the above relation, the value of 
1o
V and 
rmso
V
can be obtained using the following equations, respectively:
(13)( )
2
1,3,5,... 1
cos2 2 ( )
Level
rms
N
dc
j
j
m
o V m
m
V
π
θ∞
= =
= ∑ ∑
(14)( )
1
1
2 2 cos
Level
o j
N
dc
j
V V θ
π=
= ∑
Where, the values of 1 2, ,... LevelNθ θ θ represent switching angles 
and are calculated by the methods proposed in [18-20]
(15)1
0.5sin ( ) j 1, 2,3,...j Level
Level
j N
N
θ − −= =
It is clear that the value of THD depends on the number of 
levels and so, switching angles. It is clear that the objective 
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Table 3. Parameters of implemented inverter
Type of switch IRF260
Type of MOSFET driver Hcpl316j
Pulse Generator AVR mega 32
DC Voltage Sources Magnitudes 5dcV V=
Series R-L Load Parameters 35 Ohm & 36 mH
Fundamental Frequency 50Hz
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of this paper is not THD minimization, and this procedure is 
only used to generate the output voltage levels. Fig. 6 shows 
the circuit diagram of the 31-Level multilevel inverter.
l l
u
u
dc
o
o
dc 1
3 2
4
5
dc
dc
dc
Basic Cell
s
s
Fig. 6. Circuit diagram of asymmetric 31-Level multilevel 
inverter
Table 4 illustrates the switching states of the 31-level 
suggested inverter. The voltage and current waveform of 
the simulated 31-level inverter are shown in Fig. 7 a. From 
Fig. 7b, it can be obtained that the output THD for voltage 
waveform is about 2.61 %, and also the harmonic spectrum is 
shown in Fig. 7 b.
As it can be seen, all the voltage levels can be generated in 
the suggested inverter which validates the practicability of 
the proposed inverter.
(a)
To confirm the feasibility of the suggested multilevel 
inverter, the measured output voltage and current waveforms 
of implemented single phase prototype of the asymmetric 
31-level proposed inverter are shown in Fig. 8 (b) and (c).
As it can be seen, the provided results confirm that the 
proposed inverter is able to generate the desired output 
voltage waveform. These Figs. show good agreements in 
the simulation and experimental results. The negligible 
difference between the magnitudes of the simulation and 
experimental results is due to the voltage drops on switches 
in the prototype.
6- Conclusion
The main purpose of this paper is to propose a new 
configuration for the symmetric and asymmetric multilevel 
voltage source inverters. Also, several different algorithms 
have been proposed in order to calculate the required 
magnitudes of DC voltage sources for the proposed 
asymmetric inverter structure. This modular structure reduces 
the requirements for power semiconductor switches, diodes, 
IGBTs, gate driver circuits of switches and DC voltage sources 
in comparison with the previously introduced MLIs. The 
provided comparison study among suggested inverter, CHB 
Table 4. Switching states of proposed asymmetric 31-level 
inverter
Output Voltage HL  M    S1  S2  S3  S4   S5   Ss  Hu
15 dcV 1  0  0  1  1  0  1  1  1
14 dcV 0  0  0  1  1  0  1  1  1
13 dcV 1  0  0  1  1  0  1  0  1
12 dcV 0  0  0  1  1  0  1  0  1
11 dcV 1  0  0  1  0  1  1  1  1
10 dcV 0  0  0  1  0  1  1  1  1
9 dcV 1  0  0  1  0  1  1  0  1
8 dcV 0  0  0  1  0  1  1  0  1
7 dcV 1  0  1  0  1  0  1  1  1
6 dcV 0  0  1  0  1  0  1  1  1
5 dcV 1  0  1  0  1  0  1  0  1
4 dcV 0  0  1  0  1  0  1  0  1
3 dcV 1  0  1  0  1  1  0  1  1
2 dcV 0  0  1  0  1  1  0  1  1
dcV 1  0  -  -  -  -  -  -  0
0 0  0  -  -  -  -  -  -  0/1  1  -   -  -  -  -  -  1
- dcV 0  1  -  -  -  -  -  -  1
-2 dcV 1  1  1  0  1  1  0  1  0
-3 dcV 0  1  1  0  1  1  0  1  0
-4 dcV 1  1  1  0  1  0  1  0  0
-5 dcV 0  1  1  0  1  0  1  0  0
-6 dcV 1  1  1  0  1  0  1  1  0
-7 dcV 0  1  1  0  1  0  1  1  0
-8 dcV 1  1  0  1  0  1  1  0  0
-9 dcV 0  1  0  1  0  1  1  0  0
-10 dcV 1  1  0  1  0  1  1  1  0
-11 dcV 0  1  0  1  0  1  1  1  0
-12 dcV 1  1  0  1  1  0  1  0  0
-13 dcV 0  1  0  1  1  0  1  0  0
-14 dcV 1  1  0  1  1  0  1  1  0
-15 dcV 0  1  0  1  1  0  1  1  0
(b)
Fig. 7. a) Voltage and current waveforms and b) harmonics 
content of voltage of the proposed 31-level inverter
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and the recently proposed converters shows the superiority 
of the proposed inverter over the mentioned topologies. To 
implement the inverter circuit, the lower number of required 
devices results in substantial reduction in the total costs and 
installation area, higher reliability and simpler control scheme. 
To confirm the practicability of the proposed topology, a 
prototype of the proposed structure has been implemented. 
Finally, simulation and experimental results are compared 
with each other, and the provided comparison shows that the 
obtained results are in good agreements.
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